Login / Signup
A modular simulation framework for architectural exploration of on-chip interconnection networks.
Tim Kogel
Malte Doerper
Andreas Wieferink
Rainer Leupers
Gerd Ascheid
Heinrich Meyr
Serge Goossens
Published in:
CODES+ISSS (2003)
Keyphrases
</>
data streams
digital libraries
low cost
high speed
interconnection networks
data processing
end to end