Login / Signup
Test Time Reduction to Test for Path-Delay Faults using Enhanced Random-Access Scan.
Kim T. Le
Dong Hyun Baik
Kewal K. Saluja
Published in:
VLSI Design (2007)
Keyphrases
</>
random access
test cases
neural network