Login / Signup

A rated-clock test method for path delay faults.

Soumitra BosePrathima AgrawalVishwani D. Agrawal
Published in: IEEE Trans. Very Large Scale Integr. Syst. (1998)
Keyphrases