Login / Signup

A 3.6 GHz Low-Noise Fractional-N Digital PLL Using SAR-ADC-Based TDC.

Zule XuMasaya MiyaharaKenichi OkadaAkira Matsuzawa
Published in: IEEE J. Solid State Circuits (2016)
Keyphrases