A 0.42V Vccmin ASIC-compatible pulse-latch solution as a replacement for a traditional master-slave flip-flop in a digital SOC.
Sang H. DhongRichard GuoMing-Zhang KuoPing-Lin YangCheng-Chung LinKevin HuangMin-Jer WangWei HwangPublished in: CICC (2014)