Login / Signup

Complementary Self-Biased Scheme for the Robust Design of CMOS/SET Hybrid Multi-Valued Logic.

Ki-Whan SongSang-Hoon LeeDae Hwan KimKyung Rok KimJaewoo KyungGwanghyeon BaekChun-An LeeJong Duk LeeByung-Gook Park
Published in: ISMVL (2003)
Keyphrases
  • case study
  • engineering design
  • single chip
  • database
  • probability distribution
  • low cost
  • image processing
  • motion estimation
  • circuit design