Login / Signup

Effect of Power Optimizations on Soft Error Rate.

Vijay DegalahalRajaraman RamanarayananNarayanan VijaykrishnanYuan XieMary Jane Irwin
Published in: VLSI-SoC (Selected Papers) (2003)
Keyphrases
  • error rate
  • test set
  • power consumption
  • power reduction
  • cost sensitive classification
  • misclassification rate
  • rejection rate
  • data sets
  • feature selection
  • support vector
  • rule sets
  • expected loss