Login / Signup

A monolithic low-bandwidth jitter-cleaning PLL with hitless switching for SONET/SDH clock generation.

Derrick C. WeiYunteng HuangBruno W. GarleppJerrell P. Hein
Published in: ISSCC (2006)
Keyphrases