Login / Signup

Identifying Tests for Logic Fault Models Involving Subsets of Lines without Fault Enumeration.

Irith PomeranzSudhakar M. Reddy
Published in: VLSI Design (2010)
Keyphrases