A Thermal Aware Floorplanning Algorithm Supporting Voltage Islands for Low Power SOC Design.

Yici Cai Bin Liu Qiang Zhou Xianlong Hong

Published in: PATMOS (2005)

Keyphrases

low power
vlsi architecture
computational complexity
low cost
power consumption
logic circuits
high speed
single chip
image processing
estimation algorithm
gate array