Logic verification using binary decision diagrams in a logic synthesis environment.