Login / Signup

Simultaneous gate sizing and Vth assignment using Lagrangian Relaxation and delay sensitivities.

Guilherme FlachTiago ReimannGracieli PosserMarcelo O. JohannRicardo Reis
Published in: ISVLSI (2013)
Keyphrases