Login / Signup
Compact and low power on-line self-testing voting scheme.
Cecilia Metra
Michele Favalli
Bruno Riccò
Published in:
DFT (1997)
Keyphrases
</>
low power
voting scheme
low cost
power consumption
high speed
matching algorithm
logic circuits
low power consumption
test cases
majority voting
ensemble classifier
cmos technology
mixed signal
image processing
test data
gate array