Sign in
A Novel Very Low Voltage Topology to implement MCML XOR Gates.
Davide Bellizia
Gaetano Palumbo
Giuseppe Scotti
Alessandro Trifiletti
Published in:
PRIME (2018)
Keyphrases
</>
low voltage
power line
design considerations
power management
cmos technology
image enhancement
leakage current