Login / Signup

Analysis of triggering behaviour of high voltage CMOS LDMOS clamps and SCRs during ESD induced latch-up.

Michael HeerViktor DubecSergey BychikhinDionyz PoganyErich GornikM. FrankA. KonradJ. Schulz
Published in: Microelectron. Reliab. (2006)
Keyphrases
  • high voltage
  • high speed
  • power consumption
  • real time
  • data mining
  • data analysis
  • dynamic programming
  • low cost
  • intelligent systems