Login / Signup

Speeding up Monte-Carlo Simulation for Statistical Timing Analysis of Digital Integrated Circuits.

Srinath R. Naidu
Published in: VLSI Design (2007)
Keyphrases