Login / Signup
Adaptive Cache Memories for SMT Processors.
Sonia López
Oscar Garnica
David H. Albonesi
Steven G. Dropsho
Juan Lanchares
José Ignacio Hidalgo
Published in:
DSD (2010)
Keyphrases
</>
embedded processors
multithreading
memory hierarchy
parallel processing
parallel algorithm
hit rate
query processing
data access
prefetching
parallel processors