Sign in

A subthreshold SRAM with embedded data-aware write-assist and adaptive data-aware keeper.

Yi-Wei ChiuYu-Hao HuJun-Kai ZhaoShyh-Jye JouChing-Te Chuang
Published in: ISCAS (2016)
Keyphrases