Logic Synthesis for Interpolant Circuit Compaction.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2019)