Gate Sizing and Buffer Insertion using Economic Models for Power Optimization.

Ashok K. Murugavel N. Ranganathan

Published in: VLSI Design (2004)

Keyphrases

power losses
optimization algorithm
global optimization
optimization problems
optimization method
power transmission
optimization methods
optimal design
real time
genetic algorithm
motion estimation
optimization process
computational power
discrete optimization