Login / Signup
Timing-driven hierarchical global routing with wire-sizing and buffer-insertion for VLSI with multi-routing-layer.
Takahiro Deguchi
Tetsushi Koide
Shin'ichi Wakabayashi
Published in:
ASP-DAC (2000)
Keyphrases
</>
routing algorithm
routing problem
qos routing
shortest path
routing protocol
network topology
network layer
ad hoc networks
wireless ad hoc networks
network topologies
real time
data driven
wireless sensor networks
global information
single layer
video sequences
ant algorithm
genetic algorithm