ESD protection circuit design for ultra-sensitive IO applications in advanced sub-90nm CMOS technologies.
Markus P. J. MergensGeert WyboBart KeppensBenjamin Van CampFrederic De RanterKoen G. VerhaegeJohn ArmerPhillip JozwiakChristian C. RussPublished in: ISCAS (2) (2005)