Login / Signup
An optimized delay testing technique for LSSD-based VLSI logic circuits.
David M. Wu
Published in:
VTS (1991)
Keyphrases
</>
logic circuits
power dissipation
gate array
power consumption
low power
digital signal processing
functional decomposition
tunnel diode
low cost
high speed
vlsi design
logic synthesis
test cases
quality of service