Login / Signup
Empirical evaluation of multilevel logic minimization tools for a lookup-table-based field-programmable gate array technology.
Martine D. F. Schlag
Pak K. Chan
Jackson Kong
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1993)
Keyphrases
</>
empirical evaluation
lookup table
field programmable gate array
hardware implementation
data processing
application specific integrated circuits
embedded systems
parallel computing
mapping function
hardware architecture
digital signal processors
image processing algorithms
color images