Login / Signup
A methodology to analyze power, voltage drop and their effects on clock skew/delay in early stages of design.
Masato Iwabuchi
Noboru Sakamoto
Yasushi Sekine
Takashi Omachi
Published in:
ISPD (1999)
Keyphrases
</>
early stage
power consumption
design methodology
duty cycle
power dissipation
electrical power
design principles