Login / Signup
Reliability improvement of logic and clock paths in power-efficient designs.
Senthil Arasu
Mehrdad Nourani
Vijay Reddy
John M. Carulli Jr.
Gautam Kapila
Min Chen
Published in:
ACM J. Emerg. Technol. Comput. Syst. (2014)
Keyphrases
</>
power consumption
high speed
cost effective
databases
learning algorithm
data structure
logic programming
computationally efficient
machine learning
website
lightweight
highly efficient
multi valued
classical logic