Login / Signup
Combining RAM technologies for hard-error recovery in L1 data caches working at very-low power modes.
Vicente Lorente
Alejandro Valero
Julio Sahuquillo
Salvador Petit
Ramon Canal
Pedro López
José Duato
Published in:
DATE (2013)
Keyphrases
</>
low power
error recovery
low cost
power consumption
high speed