Login / Signup

Low-leakage hybrid FinFET SRAM cell with asymmetrical gate overlap / underlap bitline access transistors for enhanced read data stability.

Shairfe Muhammad SalahuddinHailong JiaoVolkan Kursun
Published in: ISCAS (2013)
Keyphrases