Design for Consecutive Testability of System-on-a-Chip with Built-In Self Testable Cores.

Tomokazu Yoneda Hideo Fujiwara

Published in: J. Electron. Test. (2002)

Keyphrases

circuit design
single chip
high speed
functional verification
neural network
design process
engineering design
real time
case study
building blocks