Login / Signup
A 3T Gain Cell Embedded DRAM Utilizing Preferential Boosting for High Density and Low Power On-Die Caches.
Ki Chul Chun
Pulkit Jain
Jung Hwa Lee
Chris H. Kim
Published in:
IEEE J. Solid State Circuits (2011)
Keyphrases
</>
high density
low power
cmos technology
high power
embedded dram
power consumption
high speed
low cost
low density
data center
single chip
low power consumption
digital signal processing
image sensor
power dissipation
low voltage
random access memory
real time
power management
file system
metal oxide semiconductor