Login / Signup

An hybrid eDRAM/SRAM macrocell to implement first-level data caches.

Alejandro ValeroJulio SahuquilloSalvador PetitVicente LorenteRamon CanalPedro LópezJosé Duato
Published in: MICRO (2009)
Keyphrases