A Robust Batch Bayesian Optimization for Analog Circuit Synthesis via Local Penalization.

Jiangli HuangFan YangChanghao YanDian ZhouXuan Zeng
Published in: ASP-DAC (2021)
Keyphrases