Login / Signup
Exploring test opportunities for memory and interconnects in 3D ICs.
Mottaqiallah Taouil
Mihai Lefter
Said Hamdioui
Published in:
IDT (2013)
Keyphrases
</>
input output
test cases
memory space
expert systems
parallel processing
statistical tests
memory usage