An implementation methodology for Neural Network on a Low-end FPGA Board.

Kaijie Wei Koki Honda Hideharu Amano

Published in: Int. J. Netw. Comput. (2021)

Keyphrases

low end
neural network
high end
high speed
hardware implementation
hardware architecture
real time
field programmable gate array
hardware design
information systems
single image
fpga technology