Login / Signup

Hole-Induced Threshold Voltage Instability Under High Positive and Negative Gate Stress in SiC MOSFETs.

Ayan K. BiswasDaniel J. LichtenwalnerJae-Hyung ParkBrett HullSatyaki GangulyDonald A. GajewskiElif Balkas
Published in: IRPS (2024)
Keyphrases