A fast analytical technique for estimating the bounds of on-chip clock wire inductance.

Yi-Chang Lu Kaustav Banerjee Mustafa Celik Robert W. Dutton

Published in: CICC (2001)

Keyphrases

high speed
upper bound
low cost
power consumption
lower bound
lower and upper bounds
neural network
vlsi design
high density
worst case
upper and lower bounds
average case
rigid body
genetic algorithm
transmission line
real time
analog vlsi