A dual-edge sampling CES delay-locked loop based clock and data recovery circuits.
Jih Ren GohYen-Long LeeSoon-Jyh ChangPublished in: VLSI-DAT (2015)
Keyphrases
- data sets
- raw data
- data collection
- complex data
- data points
- database
- neural network
- original data
- synthetic data
- small number
- data quality
- data distribution
- statistical analysis
- image data
- data sources
- data analysis
- high quality
- real time
- edge detection
- end users
- spatial data
- experimental data
- data structure
- training data