Login / Signup

Robust Clock Tree Synthesis with timing yield optimization for 3D-ICs.

Jae-Seok YangJiwoo PakXin ZhaoSung Kyu LimDavid Z. Pan
Published in: ASP-DAC (2011)
Keyphrases