Login / Signup

Modeling and Simulation of Noise in Closed-Loop All-Digital PLLs using Verilog-A.

Walter FergussonRakesh H. PatelWilliam Bereza
Published in: CICC (2007)
Keyphrases