Login / Signup
Evaluation of delay fault testability of LUTs for the enhancement of application-dependent testing of FPGAs.
Andrzej Krasniewski
Published in:
J. Syst. Archit. (2003)
Keyphrases
</>
application dependent
fault diagnosis
fault model
database
neural network
learning algorithm
image processing
test set
image enhancement
hardware design