Login / Signup
Verification of Similar FSMs by Mixing Incremental Re-encoding, Reachability Analysis, and Combinational Checks.
Stefano Quer
Gianpiero Cabodi
Paolo Camurati
Luciano Lavagno
Ellen Sentovich
Robert K. Brayton
Published in:
Formal Methods Syst. Des. (2000)
Keyphrases
</>
reachability analysis
model checking
finite state machines
incremental algorithms
asynchronous circuits
formal verification
temporal logic
markov decision processes
timed automata
incremental learning
artificial intelligence
image sequences
state space
verification method