Designing ultra-low voltage PLL Using a bulk-driven technique.

Ting-Sheng Chao Yu-Lung Lo Wei-Bin Yang Kuo-Hsing Cheng

Published in: ESSCIRC (2009)

Keyphrases

low voltage
power line
design considerations
power management
high speed
sensor networks
cmos technology
image processing
signal processing