Login / Signup
A Comparison of FPGA and GPGPU Designs for Bayesian Occupancy Filters.
Luis Medina-Valdés
Miguel Diez-Ochoa
Raúl Correal
Sergio Cuenca-Asensi
Alejandro Serrano-Cases
Jorge Godoy
Antonio Martínez-Álvarez
Jorge Villagra
Published in:
Sensors (2017)
Keyphrases
</>
high speed
maximum likelihood
design space exploration
real time
bayesian networks
low cost
hardware implementation
field programmable gate array
multiresolution
parallel processing
bayesian inference
design space
energy aware