Login / Signup
Planning Massive Interconnects in 3-D Chips.
Johann Knechtel
Evangeline F. Y. Young
Jens Lienig
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2015)
Keyphrases
</>
input output
high speed
domain independent
planning problems
search algorithm
decision support
heuristic search
plan generation
case study
data analysis
integrated circuit
goal oriented
blocks world
motion planning
high end
lower cost