Witelo: Automated generation and timing characterization of distributed-control macroblocks for high-performance FPGA designs.

Roberto SierraCarlos CarrerasGabriel Caffarena
Published in: Integr. (2019)
Keyphrases