Design and evaluation of variable stages pipeline processor chip.

Tomoyuki Nakabayashi Takahiro Sasaki Kazuhiko Ohno Toshio Kondo

Published in: ASP-DAC (2011)

Keyphrases

single chip
functional verification
high speed
chip design
case study
low cost
design process
evaluation method
ibm power processor
embedded systems
low power
design methodology