Login / Signup

A 33mW 8Gb/s CMOS clock multiplier and CDR for highly integrated I/Os.

Hiok-Tiaq NgM.-J. Edward LeeRamin Farjad-RadRamesh SenthinathanWilliam J. DallyAnhtuyet NguyenRohit RathiTrey GreerJohn PoultonJohn H. EdmondsonJames Tran
Published in: CICC (2003)
Keyphrases
  • search algorithm
  • power consumption
  • high speed
  • low power
  • power supply
  • hd video
  • cost model
  • hardware implementation
  • high definition
  • type ii
  • real time
  • low cost