Login / Signup
Integrated interlayer via planning and pin assignment for 3D ICs.
Xu He
Sheqin Dong
Xianlong Hong
Satoshi Goto
Published in:
SLIP (2009)
Keyphrases
</>
inter layer
single layer
learning algorithm
computational complexity
artificial neural networks
rate distortion