Login / Signup

Integrated interlayer via planning and pin assignment for 3D ICs.

Xu HeSheqin DongXianlong HongSatoshi Goto
Published in: SLIP (2009)
Keyphrases
  • inter layer
  • single layer
  • learning algorithm
  • computational complexity
  • artificial neural networks
  • rate distortion