2×VDD-tolerant power-rail ESD clamp circuit with low standby leakage in 65-nm CMOS process.
Chun-Yu LinMing-Dou KerPublished in: ISCAS (2010)
Keyphrases
- power dissipation
- power consumption
- cmos technology
- power reduction
- high speed
- nm technology
- clock gating
- silicon on insulator
- low power
- power saving
- single phase
- duty cycle
- low voltage
- logic circuits
- chip design
- metal oxide
- dc dc converter
- analog circuits
- power management
- high levels
- low cost
- neural network
- digital signal processing
- circuit design
- false positives
- website