Login / Signup

Parallel embedded processor architecture for FPGA-based image processing using parallel software skeletons.

Hanen CheniniJean-Pierre DérutinRomuald AufrèreRoland Chapuis
Published in: EURASIP J. Adv. Signal Process. (2013)
Keyphrases